Xilinx 7 Serial PUDC_B

时间:2017-06-23 00:32:28   收藏:0   阅读:2990

PUDC_B管脚用途

 

Pull-Up During Configuration (bar) Active-Low PUDC_B input enables internal pull-up resistors on the SelectIO pins after power-up and during configuration.

• When PUDC_B is Low, internal pull-up resistors are enabled on each SelectIO pin.

• When PUDC_B is High, internal pull-up resistors are disabled on each SelectIO pin.

PUDC_B must be tied either directly, or via a ≤ 1kΩ to VCCO_14 or GND.

Caution! Do not allow this pin to float before and during configuration.

 

参考文献:

https://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf

http://china.xilinx.com/support/answers/50802.html

http://blog.csdn.net/techexchangeischeap/article/details/72698529 

原文:http://www.cnblogs.com/ifpga/p/7067857.html

评论(0
© 2014 bubuko.com 版权所有 - 联系我们:wmxa8@hotmail.com
打开技术之扣,分享程序人生!